(30) Priority Data:

08/181,684







# INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>6</sup>:

G06K 19/073

(11) International Publication Number: WO 95/19608

(43) International Publication Date: 20 July 1995 (20.07.95)

US

(21) International Application Number: PCT/IB95/00032

(22) International Filing Date: 13 January 1995 (13.01.95)

14 January 199# (14.01.94)

(71) Applicant: BULL CP8 [FR/FR]; 68, rouse de Versailles, Boîte postale 45, F-78430 Louveciennes (FR).

(72) Inventor: HOLTEY, Thomas, O.; 10 Crehore Drive, Newton, MA 02162 (US).


(74) Agent: CORLU, Bernard; Bull S.A., 6?, route de Versailles, Boîte postale 45, F-78430 Louveciennes (FR). (81) Designated States: CA, CN, FI, JP, KR, NO, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

**Published** 

With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: A SECURE APPLICATION CARD FOR SHARING APPLICATION DATA AND PROCEDURES AMONG A PLURALITY OF MICROPROCESSORS



#### (57) Abstract

A secure applicat in memory card (3) can be operatively connected with a host microprocessor (5-6) via a standard interface, and contains an access con of microprocessor (ACP 10) on a single semiconductor chip which interconnects to a number of non-volatile addressable memory chips (103a, 103n) each organized into a plurality of blocks. The microprocessor includes an addressable non-volatile memory (10-2) for storing information including a number of key values and program instruction information and security control unit for protecting the data contents of the non-volatile memory chips from unauthorized access. The memory card futher includes an application processor (A1) and an access discrimination logic unit (A3). The access discrimination logic unit includes an access by type memory writable by the application processor (A1) under the control of the ACP (10) for maintaining security. The memory has a plurality of locations, each location having a plurality of access control bits and being associated with a different block of the non-volatile memory chip for defining the different types of access permitted to such block.

# FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	· GB	United Kingdom	MR	Mauritania
AU	Australia	GE	Georgia	MW	Malawi
BB	Barbados	GN	Guinea	NE	Niger
BE	Belgium	GR	Greece	NL	Netherlands
BF .	Burkina Faso	HU	Hungary	NO	Norway
BG	Bulgaria	IE	Ireland	NZ	New Zealand
BJ	Benin	IT	Italy	PL	Poland
BR	Brazil	JP	Japan	PT	Portugal
BY	Belarus	KE	Kenya	RO	Romania
CA	Canada	KG	Kyrgystan	RU	Russian Federation
CF ·	Central African Republic	KP	Democratic People's Republic	SD	Sudan
CG	Congo		of Korea	SE	Sweden
CH	Switzerland	KR	Republic of Korea	SI	Slovenia
CI	Côte d'Ivoire	KZ	Kazakhstan	SK	Slovakia
СМ	Cameroon	LI	Liechtenstein	SN	Senegal
CN	China	LK	Sri Lanka	TD	Chad
CS	Czechoslovakia	LU	Luxembourg	TG	Togo
CZ	Czech Republic	LV	Latvia	TJ	Tajikistan
DE	Germany	MC	Моласо	TT	Trinidad and Tobago
DK	Denmark	MD	Republic of Moldova	ÜA	Ukraine
ES	Spain .	MG	Madagascar	US	United States of America
FI	Finland	ML	Mali	UZ	Uzbekistan
FR	France	MN	Mongolia	VN	Viet Nam
GA	Gabon		· ·	***	

PCT/IB95/00032

5

10

15

20

25

30

## A SECURE APPLICATION CARD FOR SHARING APPLICATION DATA AND PROCEDURES AMONG A PLURALITY OF MICROPROCESSORS

#### BACKGROUND OF THE INVENTION

## Field of the Invention

This invention relates to the filed of portable personal computers and more particularly to systems for maintaining data security in a portable digital information environment.

Prior Art

The security of personal information has always been concern. Historically, it has been safeguarded through the use of signatures, credentials and photographs. Electronic devices such as automatic banking machines have added encoded cards and personal identification numbers (PINs) to the repertoire of security tools. Computers continue to use passwords.

More recently, the "Smart Card" has been used as a security tool. The "Smart Card" is a small microcomputer writable, non-volatile memory and input/output interface, fabricated as a single chip and embedded in a plastic "credit card". It has exterior pins to allow it be connected to specially designed The program contained in the card's microcomputer interacts with this equipment and allows its non-volatile memory data to be read or modified according to a desired algorithm which may optionally include a password exchange. Special techniques have been implemented to protect the memory data and to allow permission variations according to the situation. example, U.S. Patent No. 4,382,279 entitled, "Single Chip Microprocessor with On-Chip Modifiable Memory" discloses an architecture which permits automatic programming of a non-volatile memory which is included on the same chip as

10

15

20

25

30

a processing and control unit. As in other systems, the microprocessor only protects memory on the same chip.

The "Smart Card" has been used both to facilitate the process of identification and to be the actual site of the valued information. In this situation, as in most prior situations, physical presence of a "key" as well as some special knowledge has been used as part of the verification or authentication process. In such cases, identification has involved a dialog between the person desiring access and a fixed agent such as a security guard and an automatic teller machine.

The current state of portability of free standing computing devices makes it possible for both the physical key and the authentication agent to be small, portable and hence more subject to loss or theft. Further, computing devices make it possible to perform repeated attempts to guess or deduce the special knowledge or passwords associated with the identification process. This is especially true if the authentication agent or device is also under the control of the thief. To make matters worse, technology now allows and encourages the carrying of enormous amounts of sensitive information on one's person where it is subject to mishap.

today's notebook and Also, subnotebook computers provide a free standing environment having significant computing power which has created a need for additional data storage capability. This need has initially been met by miniature hard disk devices which hold both programs and data. While password protection is often used in these systems, it does not completely protect sensitive data because, first, the authentication agent is vulnerable. more But, significantly, the disk device containing the data can be physically removed and accessed in a setting

conducive to analysis. In this case, data has been protected by employing some form of encryption. The nature of disk access makes this possible without encountering undue cost or performance barriers. An example of this type of system is described in U.S. Patent No. 4,985,920 entitled "Integrated Circuit Card".

The recent emergence of the flash memory removable "memory cards" have allowed major reductions in size and power requirements of the portable of the memory combines The flash portable computer. flexibility of random access memories (RAMs) with the Today, the combining of these permanence of disks. technologies allows up to 20 million bytes of data to be stored without power, in a credit card size removable This data can be made to appear to a host package. system either as if it were stored on a conventional disk drive or if it were stored in an extension of the host system's memory.

These technological developments have made further reductions in system size possible to the extent that the system and data including programs can be carried on one's person. This has made the data, programs and its host system more vulnerable to loss or theft and also more difficult to protect memory data by encryption since this presents major cost and performance barriers.

Accordingly, it is a primary object of the present invention to provide a portable digital system with a secure memory subsystem.

It is a further object of the present invention to provide a memory card whose contents can be protected if removed from a portable digital system.

It is a more specific object of the present invention to provide a secure memory subsystem which can

30

5

10

15

20

10

be used to protect the complete operating environment required in running an application.

#### SUMMARY OF THE INVENTION.

The above and other objects of the present invention are achieved in the preferred embodiment of a secure application card wich is operated in conjunction with one of more host systems such as the host system microprocessor described in a related patent application in the United States of America (Application no 960 748). The present invention extends the security for data to programs thereby providing a secure operating environment for running applications. The secure application card of the preferred embodiment includes a access control microprocessor (ACP) on a single semiconductor chip and one or more non volatile addressable memory chips which serve as main memory. The access control microprocessor chip and non-volatile memory chips connect in common to an internal bus having different portions for transmitting address, information to such non-volatile data and control chips. The access control microprocessor includes an addressable non-volatile memory for storing configuration information including a number of key values and program instruction information controlling the transfer of address, data and control information on the internal bus. In the preferred embodiment, a portion of the configuration information serves as the content for the access by type memory 30 which is loaded at power-up. This data is protected by the ACP and can be modified via the host processor only with proper permissions (via changing passwords).

According to the teachings of the present invention, the 35 secure application card further includes an

application microprocessor which also connects to the In the preferred embodiment, bus. internal application processor as well as each of the other microprocessors which operatively connect to the card has an additional signal line included in the control portion of its bus interface carried through to the control portion of the internal bus which is used for indicating "Execute" access to memory as contrasted to simple read Associated with the application processor is an access. access discrimination logic unit included on the same chip as the access control microprocessor which controls access to the non-volatile memory chips. The access discrimination logic unit includes an access by type random access memory (RAM) having a plurality of word locations, each location associated with a different block of the addressable memory chips and having a number of access control bits coded for defining different types of access as a function of the specific application being run.

20

5

10

15

25

30

Selector means within the access by type memory connects to the control portion of the internal bus and in response to signals applied to the "Execute" signal line and an "off board" signal line for designating whether the microprocessor source is located outside the application card (e.g. host microprocessor) or within the The selector means selects the bit corresponding to the type of access requested and uses the bit contents of the designated access bit location to allow or disallow the transfer of an enabling control signal to the non-volatile memory chips. preferred embodiment, the states of the "Execute" "Off Board" signal lines define several different types These are: Data Read Access from the of memory access. Read access microprocessor, Data host

10

15

20

25

30

application card's microprocessor, Execute Access from the host microprocessor, and Execute Access from the application card's microprocessor.

The access control microprocessor writes the contents of the access by type RAM in a conventional manner during power-up. As indicated, the host or application processor is allowed to modify the contents of this RAM only under the control of the ACP thereby maintaining security.

each host embodiment, preferred the In microprocessor couples to the application card through a standard interface such as one of the interfaces which Computer Memory Personal the to conforms standards. Association (PCMCIA) More International specifically, the particular PCMCIA interface selected is one which has the so-called "Execute-in-Place" functionality which can be used in conjunction with card processors which provide bus mastering and intercard communications capabilities.

The present invention expands the capabilities of the secure memory card of the related patent application by providing security for programs thereby enabling application software to be packaged along with its required microprocessor in a self contained card that responds to cooperating/host microprocessor(s) over the standard shared bus by the use of well defined messages or protocols but shields its internal operation from such This mode of operation conforms to microprocessor(s). the basic principal of object oriented software design whose goals are to provided a superior development environment by such segmentation of functions. present invention achieves the same goals relative to operating environment secure providing applications.

10

15

20

25

30

As in the case of the related patent application, the present invention melds the "Smart Cart" and "memory key to allowing technologies which is protection of large amounts of data made possible by memory technology in the "security environments created by electronic miniaturization. Also, the present invention also retains the features of the related patent application the secure card of relative to being capable of operating in secure and nonsecure modes, eliminating the need for encrypting and decrypting data, and protecting memory contents if the card or its host processor is lost, stolen, powered off In the event of theft, the memory or left unattended. contents is protected from access even if the memory card is opened and probed electronically or the memory chips are removed and placed in another device.

The above objects and advantages of the present invention will be better understood from the following description when taken in conjunction with the accompanying drawings.

## BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a block diagram of a system which incorporates an application card constructed according to the present invention.

Figure 2 shows in greater detail, the flash memory of Figure 1.

Figure 3 shows in greater detail, the access by type memory of Figure 1 constructed according to the teachings of the present invention.

Figure 4 is a system arrangement used to explain the operation of the application card of the present invention.

10

15

20

25

30

# DESCRIPTION OF THE PREFERRED EMBODIMENT

Figure 1 is a block diagram of a secure portable hand-held computing system usable as a personal computer or as a transaction processor. System 1 includes an application card 3 constructed according to the present invention which connects to a host processor 5 by an external bus 102. The host processor 5 may take the form of a palm top personal computer, such as the HP 95LX manufactured by Hewlett-Packard Company. The host processor 5 includes a microprocessor 5-6 which connects to bus 102 via an internal bus 106 and the interface The host processor 5 also logic circuits of block 5-10. may include other units which connect to internal bus 106 such as a liquid crystal display (LCD) 5-2, a keyboard 5-The memory includes a one megabyte read 4, and a memory. only memory (ROM) and a 512 kilobyte random access memory (RAM).

The connection between the application card 3 and host microprocessor 5 is established through a standard In the preferred embodiment, the bus 102 bus interface. Computer Memory Personal conforms the to (PCMCIA) standard which Association International includes an "Execute-in-Place" (XIP) capability. interface 102 provides a path for transferring address, control and data information between host processor 5 and the application card system 3 via a standard interface chip 104 and an internal bus 105. Each of the buses 102, 105, and 106 include a data bus, a control bus and an address bus and provide continuous signal paths through For example, bus 105 includes address all like buses. bus 105a, data bus 105b, and control bus 105c.

As shown, in Figure 1, the application card 3 of the control invention includes an access microprocessor (ACP) 10 which couples to bus 105, a plurality of CMOS flash memory chips designated as 103a through 103n which couple to internal bus 105, an application microprocessor Al which couples to bus 105 and an access discrimination logic unit A3 which couples to bus 105 and to flash memories 103a through 103n as ACP 10 is typically the same type of processing element as is used in the "Smart Card". The CMOS flash memories 103a through 103n may take the form of flash memory chips manufactured by Intel Corporation. example, they may take the form of the Intel flash memory chips designated as Intel 28F001BX 1M which includes eight 128Kilobyte x 8-bit CMOS flash memories. Thus, a 4 Megabyte flash memory card could include 32 such flash memories (i.e. n=32).

access control microprocessor 10 and constructed memories 103a through 103n be can referenced related disclosed in the above application . For the sake of completeness, both ACP 10 and non-volatile memory 103i will be briefly described herein.

According to the present invention, as seen from Figure 1, the control portion of internal bus 105 as well as external bus 102, contains a plurality of control signal lines which apply Execute, Read and Write control signals generated by any one of the microprocessors 5-6, 10 or Al. More specifically, each of the microprocessors include means for initiating Execute, Read and Write cycles of operation. through the different states of various control lines. For example, the microprocessors may be constructed in a manner similar to Intel 486 DX microprocessors relative to including the capability of

30

10

15

20

10

15

20

25

initiating code read, memory read and memory write bus cycles of operation by altering the states of specific control lines. For more information concerning such bus cycles, reference may be made to the publication entitled "Microprocessors Vol. I", Reference No. CG-110392 by Intel Corporation.

The access discrimination logic unit A3 as discussed in greater detail in connection with Figure 3 includes an Type Random Access Memory (RAM) by containing a plurality of word locations, one location for each block of the memory chips 103a through 103n and input selector circuits connected to the "Execute" and "Off Board" control signal lines indicating the nature and source of the memory access. In accordance with the present invention, these signals define four different types of memory access, These are: Data Read Access from Host Microprocessor 5-6, Data Read Access from Application Microprocessor A1, Execute Access from the Host Microprocessor 5-6, and Execute Access from the Application Microprocessor Al. The Access Discrimination Logic Unit A3 performs the task of applying the output enable control to the memory chips 103a through 103n. That is, it determines which type of enable control signal is to be applied to the memory chips 103a through 103n as a function of the state of the selected prestored access control bits of the location associated with the block being addressed.

## ACCESS CONTROL MICROPROCESSOR 10

30

The access control microprocessor (ACP) 10 of the preferred embodiment, includes a protected non-volatile memory 10-2, a random access memory (RAM) 10-4, and an interval counter 10-6, all of which are diagrammatically

represented in Figure 1. The non-volatile memory 10-2 dedicates a number of addressed locations in which to store authentication information and programs. specifically, a group of memory locations store one or more personal identification numbers (PINs), protocol identification information sequences other or verifying that the user has access to the system, and configuration information for identifying the blocks in flash memories 103a through 103n that the user may access interval value used addition to а time reauthentication. Additionally, another group of memory locations store information for a given application which is loadable into the access discrimination logic RAM for designating the type of accesses (i.e., is a map or image of the access by type RAM contents).

Another group of memory locations store the key values used for protecting each of the flash memories 103a through 103n or the codes used to protect the individual blocks of each of the flash memories 103a through 103n. A further group of memory locations store the program instruction sequences for performing the required authentication operations and for clearing the system if the preset conditions for failure are met. For certain applications, program instructions can be included to enable the user to control the setting of the interval counter 10-6 which establishes when user reauthentication takes place.

## FLASH MEMORIES 103a through 103n

30

5

10

15

20

25

Figure 2 shows in block diagram form, flash memory 103a which is identical in construction to the remaining flash memories 103b through 103n. As shown, memory 103a includes two sections, a memory section 103M organized

10

15

20

25

30

according to the present invention and a security logic section 103S containing the security access control circuits of the present invention.

## Memory Section 103M

As seen from Figure 2, section 103M includes a memory array 54 organized into sixteen blocks as shown in Figure 4, a command register 50, input/output logic circuits 60, an address counter 56, a write state machine 61, an erase voltage system 62, an output multiplexer 53, a data register 55, an input buffer 51, an output buffer 52, and a status register 58, arranged as shown. basic logic circuits of flash memory 103a, as discussed above, take the form of the type of circuits included in flash memories manufactured by Intel Corporation. such circuits can be considered conventional in design, they will only be described to the extent necessary. further information regarding such circuits, reference be made to the publication entitled, "Memory Products, Order Number 210830, published by Intel Corporation, dated 1992.

As shown in Figure 2 the flash memory circuits receive a plurality of input address signals A0-A16, data signals D00-D07 and control signals consisting of chip enable, write enable, output enable, power down and erase/program power supply signals CE, WE, OE, PWD, and VPP respectively.

The CE, WE and OE signals are applied to command register 50 and I/O logic block 60 from host processor 5 via bus 102 and control bus 105b and dispersed to control the indicated logic blocks. More specifically, the output enable (OE) signal is applied as an input to output buffer 52 and in accordance with the present invention is provided by access discrimination logic A3

10

15

20

25

of Figure 1. The PWD signal is also applied to command register 50 for enabling the flash memory to perform other operations such as to clear the volatile storage elements of section 103S as desired thereby enforcing user reauthentication when normal operation is again resumed.

Generally, the basic logic elements of section 103M operate in the following manner. Information is stored in memory array 54 via data bus 105a, input buffer 51 and data register 55 at an addressed location of one of the memory blocks specified by the address received by address counter 56 from address bus 105c. Information is read from a specified addressed location of a block of memory array 54 and is sent to host processor 5 via an output multiplexer 53, output buffer 52, data bus 105a A status register 58 is used for storing and bus 102. the status of the write state machine, the error suspend status, the erase status, the program status and the VPP status.

The write state machine 61 controls the block erase and program algorithms. The program/erase voltage system 62 is used for erasing blocks of the memory array 54 or the programming bytes of each block as a function of the voltage level of VPP.

## Security Section 1038

As seen from Figure 2, section 103S includes a security access control unit 30 and a volatile access control memory 43 interconnected as shown. The output of the access control memory 43 is applied as an enabling input to output buffer 52 during each memory read cycle when the contents of a byte location of any block of memory array 53 is being read out. That is, a read cycle may occur, however, the data read out is inhibited from

10

15

20

25

30

passing through output buffer 52 in the absence of the appropriate block's access control memory gating signal.

More specifically, access control memory 43 includes sixteen individually addressable bit storage elements, an input address 4 to 16 bit decoder connected to the input of each storage element and a 1 to 16 output multiplexer circuit connected to the output of each storage element. As shown, four bits of address latch counter 56 corresponding to the block address applied to control memory 43 are decoded and used to select the appropriate storage element output which is applied as an enabling input to output buffer 52.

This section receives command control signals from command register 50 of section 103M. Special commands described in as those the related application are added to the sets of commands used by the flash memory for implementing data security. standard flash memory commands take the form of the commands utilized by Intel Corporation flash the memories.

#### APPLICATION MICROPROCESSOR & HOST DEVICE

The application microprocessor A1 is contained in the application card and is programmed to perform all operation functions required for running a preferred application. In the embodiment, microprocessor may be constructed using an Intel 80286 microprocessor chip. The application microprocessor A1 also has a random access memory which is uses to perform certain intermediate calculations in running specific applications.

In addition to being used with the host processor 5 of Figure 1, the application card 3 also operates in

10

15

20

25

handheld point of sale conjunction with the This host processor includes a processor of Figure 4. number of peripheral devices such as a display, keypad ticket printer, credit card reader and a communications link which connect in common to an internal bus. host microprocessor is a simple device which operates the peripheral devices but has minimum functionality of its For example, the microprocessor can be constructed using an Intel 8051 chip. It has its own read only memory (ROM) which contain start up and self test code only. Thus, the host device can be viewed as an "shell" with all of the significant functionality contained within the application card 3.

#### ACCESS DISCRIMINATION LOGIC

The access discrimination logic unit A3 as shown in Figure 3 includes a random access memory B1 having n groups of locations corresponding to the number of flash Each group contains 16 multibit or word locations, one for each block contained in the flash The number of bit positions of each word memory 103a. correspond to the number of different types of accesses required for the application being run. For example, in the application card of the preferred embodiment, as discussed above, there are four different types of These accesses are designated by bit positions accesses. 0 through 3 of each word. As indicated, bit positions 0 and 1 are used to control application microprocessor access to data and programs respectively. Bit positions word are used to control each 3 of microprocessor access to data and programs respectively. When, any bit position is preset to a binary ONE state, this indicates that access is permitted. When a bit

position is preset to a binary ZERO state, this indicates that access is not allowed.

As shown, the RAM array B1 connects to the data bus portion 105b of internal bus 105 for loading by an It also connects to the authorized microprocessor. address portion 105a of internal bus 105 which supplies the most-significant bits of the memory address to act as an address to this array. The outputs of an addressed location are applied to the data inputs of a multiplexer The selector inputs of the multiplexer B1 connect to B2. the "Execute" and "Off Board" control lines of the control portion 105c of the internal bus 105 as shown. The output of the multiplexer Bl is applied as one input to an AND gate B3 which has another input connected to the output enable control line of the control portion 105c of internal bus 105. The AND gate B3 has its output connected to the output enable control line which is applied as an input to each of the memory chips 103a through 103n.

20

25

30

15

5

10

#### DESCRIPTION OF OPERATION

The operation of the application card of the present invention will now be described relative to a particular application illustrated in the system configuration of There are a number of application cards, each Figure 4. for use in a restaurant programmed which is In the restaurant, the mainframe personal environment. computer is used to all of the restaurant processing and can be constructed as the host personal computer 5 of In addition to all of the normal facilities, Figure 1. the host personal computer 5 has, occupying a diskette slot, a device which accepts PCMCIA cards.

Each application card can be plugged into that interface as well as into any one of the number of hand held devices, such as the device of Figure 4. As shown, each hand held device has a keypad, a small display and a credit card reader in addition to other required accessories. In the restaurant, there may be up to fifty such devices depending on the number of service personnel (e.g. waiters, bartenders, etc.).

Each morning before the restaurant opens for business, the data processing manager for the restaurant checks the group of hand held devices, one for every waiter, stored in a rack having their batteries recharged and without any cards. In another location, the manager locates a stack of application cards used the previous night. That is, the normal procedure is that when a waiter checks out, the waiter removes the card from the hand held device, places the device in the recharging rack and slips the card into a slot in a secure place in a door which can be only accessed by the manager.

Each application card has the capability of recognizing two hosts which means that the access control microprocessor 10 of each card has been programmed to recognize two PINs. One is the PIN of the computer system which only the manager and the mainframe personal computer 5 knows. The other is the PIN assigned by each waiter at the beginning of every shift chosen from a list of generic PINs provided by the manager.

The manager takes each application card and inserts it into the PCMCIA slot of the mainframe personal computer 5 which presents the higher level PIN. The most important information stored in each application card is a record of previous days transactions for a particular waiter for a given shift. This provides an audit trail

30

10

15

20

which eliminates the need to process large amounts of paper receipts.

In the access discrimination logic A3, a differentiation is made relative to the types of accesses and types of data as indicated in Figure 4 and in the following table.

## RAM CODING TABLE

					·
10	W15	1	0	0	0 Application Microprocessor DATA-"A"
	W14	1	0	0	0 ∫ (Day's Transaction History)
	W13	0	1	0	(0)
	W12	0	1	0	0
	W11	O	1	0	0 \_Application Microprocessor PROGRAM-"B"
15	W10	O .	1	0	0 (Application Code, Encryption for
	<b>W</b> 9	O	1	0	O   Credit Network)
	W8	0	1	0	0
	<b>W</b> 7	0	1	0	0
	<b>W</b> 6	0	1	0	0)
20	<b>W</b> 5	1	0	1	0 Host Microprocessor DATA-"C" (Today's
					) Menu, Price List, In-Process Orders)
	W4	0	0	0	i)
	W3	0	0	0	1 Host Microprocessor PROGRAM-"D"
	W2	0	0	0	1 (Host I/O Drivers)
25	W1	O	0	0	1
	WO	0	0	0 -	1)
		AD	AP	HD	HP

wherein AD = application data, AP = application program, HD = host data and HP = host program.

As indicated above, the daily transaction history data is shown as data which is accessible only to the application microprocessor Al in the hand held device and not the hand held device itself for the reasons discussed

10

15

20

25

herein. An area of memory 103a corresponding to two blocks has been allocated for storing this information. The first bits of each of the words W14 and W15 associated with the allocated blocks are set to binary ONES for designating read access only by the application microprocessor A1.

In this situation, the transaction history data will later be made accessible to the mainframe personal computer 5 under the control of ACP10. While the hand held device is in the hands of the waiter, a closed transaction is stored within the application card and is accessible only to the application microprocessor Al on the card. This prevents tampering with such data by any one.

the application card is placed into the mainframe personal computer 5, it now presents a PIN or password which is used by ACP10 to verify that the host computer 5 has the correct permissions. Only when the appropriate permissions have been presented does ACP10 modify the content of the RAM array to provide the appropriate access (i.e., sets the third bits of each of the words W14 and W15 are set to binary ONES. discrimination logic volatile RAM array access reloaded, the mainframe computer 5 is now allowed to read this data which in the hand held device was unavailable to it. The volatile RAM memory of the access discrimination logic A3 is set up by ACP10 so that the mainframe computer 5 has free access to all of the application card's information. The setup is under the control of the ACP for maintaining security.

The first thing the manager does is capture all of the previous night's transactions and stores them in the mainframe computer 5 for later processing as appropriate (e.g. payment calculations, etc.). As previously

10

15

20

25

indicated, when the mainframe computer 5 provides the correct PIN, it can cause the ACP 10 to set up the RAM B3 of the access discrimination logic A3 and the locks within the flash memories 103a through 103n to allow the mainframe computer 5 to read all of the data stored in such memories. After the data has been stored, those memory blocks are cleared/erased and rewritten for later use.

As indicated in Figure 4 and the table, another area of memory 103a has been allocated to hold the correct menus and prices/specials and is rewritten each morning by the manager. This area corresponds to a single block which has word W5 associated with it. As indicated in the table, this information is made accessible to both the application microprocessor A1 and to the hand held host microprocessor of Figure 4. Therefore, both the first bit and the third bit are set to binary ONES to allow such access.

The piece of data which would be not changed, is the program code for the application microprocessor itself. An important part of that code is the algorithms and encryptions that allow messages to be sent over the credit network via the communications link of Figure 4 which includes the information describing how the hand held device is to access that network. That is. it includes the information which properly identifies the requester used for establishing that the transaction is a legitimate transaction to make a charge against a given This is highly secure information that is kept in the application card. If there is any change to this information such as a password change or update relative identifying the restaurant as the source on the network, this information would also be written into the card by the manager as well and then protected so that it

35

10

15

20

25

could not be accessed by restaurant employees. As shown in the table, an area of memory 103a corresponding to 8 blocks has been allocated for storing the program code for application microprocessor A3. The blocks have associated therewith, words W6 through W13, each of which has bit position 2 set to a binary ONE state designating "Execute" type access by application microprocessor A3.

Another type of information stored in memory 103a of the application card is the drivers for the devices on the hand held device. The area of memory corresponding to 5 blocks has been allocated to the storage of this information. The blocks have associated therewith, words W0 through W4, each of which has bit position 4 set to a binary ONE state for designating access only by the hand held host of Figure 4.

If there was a bug in the credit card reader program, the update would be written into the flash memory at this time by the manager. By having the mainframe host processor 5 identify itself wherein different hosts can have different levels of privilege, the entire application card whose memory had been cleared can be updated so as to be ready for the next day's use and may be personalized for specific people on the service staff or the same information may be written into all of the cards.

The programmed application cards are placed in a stack and when an individual comes in to start work, that individual will take a hand held device from the charging rack and select a personalized card if so specified (e.g. bartenders -one type, waiters another type) which will be inserted into the handheld device. During the first log on, the individual will insert a generic PIN requiring the individual to identify themselves as the user which

10

15

20

25

30

allows the person to select a PIN to use for that person's shift for added security.

If the card or device was discarded and later retrieved, the mainframe computer 5 would be able to obtain the data through the use of its overriding PIN. of course, all of the application card data would be protected from being improperly accessed through the security unit of the application card as described in the cited related patent application. That is, access could only be gained through the use of a master PIN which is only known by the mainframe computer 5.

One aspect of this security is that it allows the restaurant to operate without paper slips. Therefore, there is no need to maintain carbon copies thereby ensuring protection of customer credit card data. The printer in the hand held device would be used to print a single copy of a receipt for each customer who requests such a receipt. If the hand held device had a pen surface on it, this could also capture the customer's signature.

After the above operations have been performed, the four areas of memory will have been properly setup pursuant to the table and the hand held device is now in the hands of the service personnel. As mentioned, the data area is reserved to the applications microprocessor A3 for storing closed transactions for the day which will be in a protected area (i.e., controlled by the coding of words W14 and W15) for both security reasons and so that they are properly preserved (e.g. not overridden by accident). This is an advantage of flash memory in that it eliminates the need for special battery backup circuits to preserve such information.

During the operation of the restaurant, service personnel enter closed transactions into the appropriate

10

15

20

25

. 30

area of memory 103a. Writing takes place in a conventional manner under the control of appropriate write protection algorithms. That is, the application program code would cause the application processor Al to write into the appropriate areas of memory. There is no software in the hand held host processor of Figure 4 which has the ability to write into memory 103a. Since the method of writing does not form a part of the present invention, it is not described in further detail herein.

As indicated, there is another area indicated as the data area for the hand held host processor which is made freely accessible since it holds menu information as well In Figure 4, there is a RAM as "in process" orders. shown as part of the application card. There is a normal trade off wherein for ease of implementation, interim or scratch calculations would be done in the RAM since it is more difficult to rewrite areas of the flash memory 103a. But it may be more desirable to write orders into memory 103a to protect against power loss. In this situation, application processor Al could tag record indicating when an order was changed. This would be a matter of design choice.

Notwithstanding the above, there would be some type of information areas in the RAM that must be made accessible to both the application microprocessor A1 and the hand held host processor. The buffer areas that are used to refresh the screen on the hand held host processor would be made accessible to both devices. Here, there would be no truly secure information stored in there. Each transaction flows through the RAM but information such as credit card numbers would have no reason to be stored there. They would only be written into the secure area of the RAM.

10

15

20

25

30

discussed above, there are two sections of programs in memory 103a. One section is the program area which is private to the application processor Al. is basically the entire application program which is being protected partly because it includes the encryption algorithms and partly it represents a proprietary product of the device manufacturer (i.e., BIOS) such as unique programs which run the device. If the application card were stolen and someone were to try to copy the program for reverse engineering purposes or to break some of its security features, they still would be unable to read that data even if they put the application card into the proper host device since they would still have to know the proper PINs including the very basic one which has to be first entered. This security is provided by the security unit which is subject of the related patent application ...

As indicated, the hand held host processor would not have access to this type of information for purposes of robustness. If there were bugs or errors in the code that branched off into the wrong area, it would be trapped out and not permitted access to such code.

The program code of the hand held host processor similarly is protected from access by the application microprocessor Al for the purposes of robustness. Also, it allows the hand held device to be programmed more simply and reduces the amount of memory required. Thus, the present invention, by allowing two microprocessors to share memory, results in a more economical system implementation.

During normal operations, the hand held host processor and application processor Al of Figure 4 generate memory addresses as required for accessing flash memory 103a. In the case of each access, the most

**5** .

10

15

20

25

significant bits of the memory address are applied to the address inputs of RAM B1 of Figure 4 via the address bus 105a. This causes the read out of the multibit contents of the designated word location. The states of the "Execute" and "Off Board" lines applied as inputs to multiplexer B2 select the appropriate bit location. The state of this bit in turn controls output AND gate B3 to allow or disallow the transfer of the signal applied to the Output Enable control line to memory section 103m of Figure 2. That is, read access is allowed or disallowed by preventing the output buffer 52 from applying the information read out from memory 54 to the data portion 105b of internal bus 105.

It will be appreciated that the performance requirements of the system and the access times of the access-by-type RAM array may be important in selecting the particular memory control bits to be used. Further, in the event that either the host microprocessors used or the external bus used does not support the "Execute Access" control function, these accesses may be treated as read accesses with some loss of security.

From the above, it is seen how the application card constructed according to the principles of the present invention provides a secure environment for both data and programs. It allows sharing of such information stored within a non-volatile memory between a plurality of microprocessors. Further, it enables application software to be packaged with its own application processor making such systems more economical to produce and use.

It will be appreciated that many changes may be made to the preferred embodiment of the present invention without departing from its teachings. For example, the present invention may be used in conjunction with a

35

variety of applications. For example, the table given below illustrates further examples of memory 103a for sample applications.

APPLICATION HOST PROCESSOR PROCESSOR 5 DATA-"A" PROGRAM-"B" DATA-"C" PROGRAM-"D" A compilation Analysis Pro- General Work-Interface of Financial gram to perform space (valu- Program with specific able-slots are Application Data analysis at a limited) 10 fee per transaction Compressed Decompression Specific Map maps (or software at a being viewed other images) fee per transaction 15 Any Application Users (e.g. a program Workspace which is not authorized to be copied such

as "MS WORD")

While in accordance with the provisions and statutes there has been illustrated and described the best form of the invention, certain changes may be made without departing form the spirit of the invention as set forth in the appended claims and that in some cases, certain features of the invention may be used to advantage without a corresponding use of other features.

30

25

CLAIMS

1. An application card for use in conjunction with a host microprocessor coupled through a bus interface, said application card comprising:

interface logic circuit means operatively coupled to said bus interface, said interface logic circuit means being coupled to transmit and receive requests including address, data and control information to and from said host microprocessor;

an internal bus connected to said interface logic circuit means, said internal bus having address, data and control sections for transferring said requests including signals from said interface logic circuit means for each memory request specifying which microprocessor is making said each memory request and type of memory access being made;

an access control microprocessor connected to said internal bus, said microprocessor including:

an addressable non-volatile memory for storing configuration information including non-volatile memory mapping information coded for executing a specific application;

at least one non-volatile addressable memory being connected to said internal bus in common with said microprocessor for receiving said address, data and control information, said non-volatile memory organized into a number of blocks for storing different access type information required for executing said application;

access discrimination logic unit coupled to said address, data and control sections of said internal bus non-volatile memory, said said access and to discrimination logic unit storing access information corresponding to said non-volatile memory mapping information for said number of blocks coded for specifying different types of memory access to be made to

10

5

15

20

25

30

10

15

20

25

each block by each microprocessor involved in executing said application and said unit in response to a memory request, reading out said access by type information associated with one of said blocks designated by said address information of said memory request for enabling access to said block by said microprocessor making said memory request only as specified by said access by type information.

2. The application card of claim 1 wherein said access discrimination logic unit includes:

a random access memory (RAM) array having address, data and control inputs connected to said address, data and control sections of said internal bus respectively, and an output connected to said non-volatile memory, said array having a plurality of storage locations corresponding in number to said number of blocks for storing said non-volatile memory mapping information, each storage location having a number of access control bit locations set to predetermined states as specified by said memory mapping information for designating types of memory accesses required for executing said application, said RAM array in response to each memory request reading out memory mapping information from one of said plurality of storage locations designated by said information and applying to said output, a control signal corresponding to one of said predetermined states from one of said access control bit locations specified by said signals from said interface logic circuit means for enabling said access.

3. The application card of claim 1 wherein said access control microprocessor and said access discrimination logic unit are contained on a single chip.

10

15

20

25

4. The application card of claim 2 wherein said access discrimination logic unit further includes:

multiplexer selector circuit means having data and control inputs and output circuit means, said data inputs being coupled to said RAM array for receiving said memory mapping information, said control inputs being coupled to said control section for receiving said signals from said interface logic circuit means and said output circuit means being coupled to said non-volatile memory, said multiplexer selector circuit means in response to said signals applied to said control inputs selecting one of said access control bit locations for applying said control signal to said output circuit means for enabling said access.

- 5. The application card of claim 3 wherein said output circuit means includes a logic circuit having at least first and second inputs and an output, said first input being connected to receive said control signal and second input being connected to a predetermined bus line of said control section and said output being connected to said non-volatile memory and wherein said signals include an off board signal for designating which microprocessor generated said memory request and a bus access control signal for specifying said type of memory access.
- 6. The application card of claim 5 wherein said bus access control signal is an execute control signal coded for specifying that said microprocessor requesting access is allowed only to execute information in said block being accessed.

- 7. The application card of claim 5 wherein said bus access control signal is a read control signal coded for specifying that said microprocessor requesting access is allowed to read and execute information in said block being accessed.
- The application card of claim 3 wherein a first group of said blocks of said non-volatile memory stores a first type of data pertaining to said application and wherein a first access control bit location of each storage location associated with a different one of said first group of said blocks is set to a first state for enabling access to storage locations in said first group application microprocessor of said blocks by an programmed to perform operations for executing said specific application and a second access control bit location of said each storage location being set to a second state for inhibiting access to storage locations in said first group of blocks by a host microprocessor which is not authorized to access said data.
- 9. The application card of claim 8 wherein said first state and second state corresponds to a binary ONE and a binary ZERO, respectively.

5.

10

15

20

30

The application card of claim 8 wherein a second group of said blocks of said non-volatile memory stores a second type of data pertaining to application and wherein said first access control bit location of each storage location associated with a different one of said second group of said blocks is set to said second state for inhibiting access to storage locations in said second group of blocks by said application microprocessor and said second access control bit location of each storage location being set to said first state for enabling access to storage locations in group of locations by said second microprocessor.

15

5

10

20

25

. 30

The application card of claim 10 wherein a 11. third group of said blocks of said non-volatile memory stores a first type of program information utilized by said application microprocessor in executing operations pertaining to said application and wherein a third access control bit location of each storage location associated with a different one of said third group of said blocks is set to said first state for enabling access to storage locations in said first group of said blocks by an application microprocessors programmed to operations for executing said specific application and a fourth access control bit location of said each storage location being set to said second state for inhibiting access to storage locations in said third group of blocks by a host microprocessor which is not authorized to access said program information for maintaining security.

10

15

20

25

30

The application card of claim 11 wherein a fourth group of said blocks of said non-volatile memory stores a second type of program information utilized by microprocessor host in executing pertaining to said application and wherein said third access control bit location of each storage location associated with a different one of said fourth group of said blocks is set to said second state for inhibiting access to storage locations in said fourth group of blocks by said application microprocessor for maintaining system integrity and said fourth access control bit location of each storage location being set to said first state for enabling access to storage locations in said fourth group of locations by said host microprocessor.

13. The application card of claim 12 wherein said first, second, third and fourth groups of blocks contain different numbers of blocks.

14. The application card of claim 1 wherein said card further includes an application microprocessor programmed for performing operations for executing said specific application, said application microprocessor being coupled to said address, data and control sections of said internal bus and for generating signals specifying said type of memory access being made.

15. The application card of claim 1 wherein said access control microprocessor in response to a power on signal loads said access discrimination logic unit with said non-volatile memory mapping information which is to be used in executing said specific application.

16. The application card of claim 1 wherein during execution of said specific application, said access control microprocessor in response to each request to change said non-volatile memory mapping information stored in said access discrimination logic unit received from said host microprocessor only modifies said non-volatile memory mapping information after a successful authentication operation is performed by said host microprocessor.

17. The application card of claim 16 wherein said access control microprocessor non-volatile memory configuration information further includes a number of passwords used by said access control microprocessor in performing said authentication operation.

10

15

20

25

18. An application card for use in conjunction with a host microprocessor coupled through a bus interface, said application card comprising:

interface logic circuit means operatively coupled to said bus interface, said interface logic circuit means being coupled to transmit and receive requests including address, data and control information to and from said host microprocessor;

an internal bus connected to said interface logic circuit means, said internal bus having address, data and control sections for transferring said requests including signals from said interface logic circuit means for each memory request specifying which microprocessor is making said each memory request and type of memory access being made;

an access control microprocessor connected to said internal bus, said microprocessor including:

an addressable non-volatile memory for storing configuration information including non-volatile memory mapping information coded for executing a specific application;

an application microprocessor programmed for performing operations for executing said specific application, said application microprocessor being connected to said address, data and control sections of said internal bus and for generating signals specifying said type of memory access being made;

at least one non-volatile addressable memory being connected to said internal bus in common with said microprocessor for receiving said address, data and control information, said non-volatile memory organized into a number of blocks, each having a plurality of storage locations for storing different access type information required for executing said application, said

number of blocks having a number of groups of blocks, each group for storing different data and program information utilized by said host and application microprocessors in executing said specific application;

access discrimination logic unit coupled to said address, data and control sections of said internal bus said non-volatile memory; said discrimination logic unit storing access by type information corresponding to said non-volatile memory mapping information for said number of groups of said number of blocks coded for specifying different types of memory access to be made to either said data or program information stored in each block by said application and host microprocessors in executing said application and said unit in response to a memory request, reading out said access by type information of one of said blocks designated by said address information of said memory request for enabling access to information stored in said

block by said microprocessor making said memory request

only as specified by said access by type information.

25

20

5

10

15

30

10

15


20

19. The application card of claim 1 wherein said access discrimination logic unit includes:


a random access memory (RAM) array having address. data and control inputs connected to address, data and control sections of said internal bus and an output connected to said nonrespectively, volatile memory, said RAM array having a plurality of storage locations corresponding in number to said number of blocks for storing said non-volatile memory mapping information, each storage location having a number of access control bit locations corresponding to said number of groups within said number of blocks, said access control bit locations being set to predetermined states as specified by said memory mapping information for designating types of memory accesses required by said application and host microprocessors for executing said specific application, said RAM array in response to each memory request reading out memory mapping information of said plurality of storage locations designated by said address information and applying to said output, a control signal representative of one of said predetermined states from one of said access control bit locations specified by said signals from said interface logic circuit means designating either said application or host microprocessor as requesting memory access and type of memory access for enabling said access only as specified by said one of said predetermined states.

30


25




SUBSTITUTE SHEET (RULE 26)



SUBSTITUTE SHEET (RULE 26)



SUBSTITUTE SHEET (RULE 26)



SUBSTITUTE SHEET (RULE 26)

# INTERNATIONAL SEARCH REPORT

Intr onal Application No PCI/IB 95/00032

A. CLASSII IPC 6	FICATION OF SUBJECT MATTER G06K19/073	•	
	International Patent Classification (IPC) or to both national classifica	ation and IPC	
B. FIELDS	SEARCHED cumentation searched (classification system followed by classification	symbols)	
IPC 6	G06K		
Documentati	ion searched other than minimum documentation to the extent that suc	h documents are included in the fields se	arched
Documenta			
	·		
Electronic d	ata base consulted during the international search (name of data base	and, where practical, search terms used)	
		•	
C DOCUM	IENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the rele	evant passages	Relevant to claim No.
Α .	EP,A,O 479 655 (GEMPLUS CARD		1-3,6-8, 10,14,
	INTERNATIONAL) 8 April 1992		16,18
•	see the whole document		,
A	FR,A,2 645 303 (MITSUBISHI DENKI	K.K.) 5	1,2,4-7,
A	October 1990 see claims 1,3,4,9,14,24	·	14-18
A	FR,A,2 635 891 (TOSHIBA K.K.) 2 M	arch 1990	1,2,4-8, 10,14,18
	see the whole document		·
A <sub>.</sub>	WO,A,92 06451 (GEMPLUS CARD INTERNATIONAL) 16 April 1992		1,18
	see the whole document		*
.Fu	rther documents are listed in the continuation of box C.	X Patent family members are listed	in annex.
• Special of	ategories of cited documents:	T later document published after the in	ternational filing date
'A' docu	ment defining the general state of the art which is not	or priority date and not in conflict vicited to understand the principle or	NIN the application out
cons	idered to be of particular relevance er document but published on or after the international	invention "X" document of particular relevance; th	e claimed invention
filing	g date ment which may throw doubts on priority claim(s) or	involve an inventive step when the	socument is taken alone
which	th is cited to establish the publication date of another ion or other special reason (as specified) ment referring to an oral disclosure, use, exhibition or	"Y" document of particular relevance; the cannot be considered to involve an document is combined with one or	more other such docu-
othe	ment published prior to the international filing date but	ments, such combination being obv.	
later	than the priority date claimed	'&' document member of the same pate  Date of mailing of the international	
Date of the	he actual completion of the international search		
	18 May 1995	<b>3</b> 1. 05. 95	
Name an	d mailing address of the ISA	Authorized officer	
	European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax (+31-70) 340-3016	Herskovic, M	

# INTERNATIONAL SEARCH REPORT

Inter onal Application No PCT/IB 95/00032

Patent document cited in search report	Publication date	Patent family member(s)		Publication date	
EP-A-479655	08-04-92	FR-A- CA-A- DE-T- ES-T- JP-A-	2667417 2052656 69100175 2043449 4263387	03-04-92 03-04-92 28-10-93 16-12-93 18-09-92	
FR-A-2645303	05-10-90	JP-A- JP-A- GB-A,B US-A-	2259893 2259852 2233127 5237609	22-10-90 22-10-90 02-01-91 17-08-93	
FR-A-2635891	02-03-90	JP-A- US-A-	2059987 4985615	28-02-90 15-01-91	
WO-A-9206451	16-04-92	FR-A- CA-A- EP-A- JP-T-	2667714 2093524 0553163 6502032	10-04-92 10-04-92 04-08-93 03-03-94	